

A LOW POWER DISSIPATION TECHNIQUE FOR CCII

F. Khateb, D. Biolek, V. Musil, O. Russkikh

Brno University of Technology, Faculty of Electrical Engineering and Communication,
Department of Microelectronics, Údolní 53, 602 00 Brno, Czech Republic
E-Mail: khateb@feec.vutbr.cz

ABSTRACT:

Recently reducing the voltage supply and the power consumption of analog integrated circuits becomes an important design criteria especially in the environment of portable systems where a low supply voltage, given by a single cell battery, is used. In current mode approach the current conveyer (CCII) can be considered as a basic circuit block because all the active devices can be made of a suitable connection of one or two CCIIs [1].

1 ENHANCED BULK-DRIVEN CURRENT MIRROR PRINCIPLE

The main drawback of the bulk-driven current mirror introduced in [2] is the absence of the input-output current linearity, since the output transistor M2 is operating in saturation [2,5]. To solve this problem it can be used an alternative configuration (see Fig. 1). The transistor M3 is connected as a diode between the gate and the bulk terminal of both transistors M1, M2 and it is a simple realization of the voltage source [4,5]. When the input current I_{in} is zero the transistor M2 works in saturation and transistor M1 doesn't. As soon as the input current starts increasing, the transistor M1 in the enhanced bulk-driven reach the saturation earlier than the M1 in simple bulk-driven current mirror and therefore it has better linearity. Since this connection allow to drive both terminals the gate and the bulk at the same time. The current I_{bias} through M3 is added to I_{in} , and therefore I_{bias} has to be much smaller than I_{in} to avoid extra offset between I_{in} and I_{out} .




Fig. 1: Enhanced bulk-driven current mirror

The simulation result of the input-output transfer characteristics of enhanced bulk-driven current mirror shows better linearity than simple bulk-driven current mirror, this linearity is almost the same as the gate-driven current mirror.

2 A LOW POWER DISSIPATION TECHNIQUE FOR CCII

Fig. 2 shows current conveyor based on a single stage complementary source follower where the gate-source voltage V_{GS} of two NMOS transistors (M1-M3) and two PMOS (M2-M4) are supposed to match, the input voltage V_Y is transferred to the output voltage V_X of the follower precisely. The current mirrors (M5-M6) and (M7-M8) are transferring the current from the X terminals of the current conveyors to their Z terminals [1,3]. The enhanced bulk-driven technique has been used to remove the limitation of the conventional design [2,4]. The circuit has six additional transistors (M13, M14, M15, M16, M17 and M18) connected as a diode between the gate and the bulk terminal of transistors pair (M1-M3), (M2-M4), (M5-M6), (M7-M8), (M9-M10) and (M11-M12) respectively, actually this connection is a simple realization of the voltage source which allows driving both terminals the gate and the bulk of the transistor at the same time. The designs were simulated in Cadence using (I2T100) process which is a $0.7\ \mu\text{m}$ CMOS twin tub technology from the AMI Semiconductor. The supply voltages are only $\pm 0.5\ \text{V}$.




Fig 2: Enhanced bulk-driven current conveyor CCII

The current transfer ratio i_z/i_x in dB of the LV LP CCII is 1.1 and the 3dB Bandwidth is 65 MHz as show Fig. 3, which is quite high comparing to conventional LV LP CCII design.




Fig. 3: AC analysis of CCII from Fig. 1: I_z/I_x in dB

DC current linearity between X and Z nodes is in interval $[-35\mu\text{A}; +35\mu\text{A}]$ see Fig.4, this range is suitable for many applications, which need low power consumption.




Fig. 4: DC analysis of CCII from Fig. 1: I_z versus I_x .

3 ACKNOWLEDGMENT

This research has been supported by the Grant Agency of the Czech Republic under grant No. 102/08/0784, and by the research programmes of BUT MSM0021630503, MSM 0021630513, and UD Brno MO FVT0000403.

4 REFERENCES

- [1] Ferri, G., Guerrini, N.C., Low-Voltage Low-Power CMOS Current Conveyors. Cluwer Academic Publisher, 2003, ISBN: 1-4020-7486-7.
- [2] Khateb, F., Musil, V. Bulk-driven current mirrors for low power applications. In Proceedings of EDS 2003 Electronic Devices and Systems Conference. Brno: Nakl. Ing. Z. Novotný, 2003. s. 245-250. ISBN: 80-214-2452-4.
- [3] Khateb, F., Low-Voltage Low-Power Bulk-Driven CMOS Current Conveyors, Electronic Horizon, 2006, vol. 61, No. 3, pp. 1-4, ISSN:0037-668x.
- [4] Khateb, F., Eldbib, I., Musil, V. Novel back-gate driven current mirror. In Proceedings of the Socrates Workshop 2004. Technological Institute of Chania, 2004, pp. 116 – 120, ISBN: 80-214-2819-8.
- [5] Khateb, F., Eldbib, I., Musil, V. Enhanced Bulk-Driven Current Mirror For Low Power Applications. In International Forum High Technologies 2004. Izhevsk State Technical University (ISTU), 2004, pp. 103 – 109, ISBN: 5-7526-0209-2.