

Nth-ORDER ALLPASS FILTERS USING CURRENT CONVEYORS

Dalibor Bielek — Josef Čajka — Kamil Vrba — Václav Zeman *

A special cell with a general four-port second-kind zero-class current conveyor is presented. The use of this cell for high-order allpass filter design is described. Some two-port realizations using the universal current conveyor are derived. It is shown that the designed network can operate in three different modes. Simulation results illustrate the properties of the proposed filters.

Keywords: current conveyors, allpass filters, group-delay equalizers

1 INTRODUCTION

The high-order allpass filter can be used as a group-delay equalizer in video and communication applications to compensate the delay in the filter passband. Any transfer function of an n th-order allpass filter has the following form:

$$H(s) = \frac{P(-s)}{P(s)} = A \frac{\sum_{i=0}^n (-1)^i \alpha_i s^i}{\sum_{i=0}^n \alpha_i s^i}. \quad (1)$$

Here, A is a constant, $P(s)$ is a polynomial of complex frequency variable s with coefficients α_i .

The simplest way how to obtain voltage/current transfer function (1) is the simple cascade approach. However, function $H(s)$ has in this case too many terms. A procedure of circuit realization of eqn. (1) called the *pole-zero mirroring technique* was recently published in [1]. The authors have used $n + 2$ special active elements denoted as MO-OTAs (*multi-output operational transadmittance amplifiers*). This filter can operate only in the current mode.

An interesting circuit realization of eqn. (1) can be found in [2]. The network proposed here contains only $n + 1$ *current differencing buffered amplifiers* (CDBAs). The voltage transfer function has the canonical form, but the circuit has too many feedback resistors.

We proposed a simple building cell using a GCC element (see Fig. 1), which is suitable for the n th-order allpass filter design. Subscript k in Fig. 1 relates to the serial number of the cell connected in cascade.

The symbol GCC denotes here a general *four-port second-kind zero-class current conveyor*, the schematic symbol of which is shown in Fig. 2 [3]. For the node voltages and node currents of the above element the following relations are valid:

$$V_x = a_1 V_{y1} + a_2 V_{y2} \text{ (second-kind), } I_x = I^*, I_{y1} = I_{y2} = 0 \text{ (zero-class), } I_{z1} = d_1 I^*.$$




Fig. 1. A building cell




Fig. 2. Schematic symbol of a four-port general current conveyor

Here, I^* is the independent current, whereas the conveyance coefficients a_1 , a_2 , d_1 are either $+1$ or -1 .

2 DESIGN PROCEDURE


Grounding the feedback terminal in Fig. 1, we obtain the voltage transfer function of our cell in the following form:

$$\frac{V_{out}}{V_{in}} = \frac{a_{1k} d_{1k} G_k}{Y_k}. \quad (2)$$

The voltage transfer function of m such cells connected in cascade will therefore be:

$$\frac{V_{out}}{V_{in}} = \prod_{k=1}^m \frac{a_{1k} d_{1k} G_k}{Y_k}. \quad (3)$$

* Brno University of Technology, Faculty of Electrical Engineering and Informatics, Department of Telecommunications, Purkyňova 118, 612 00 Brno, Czech Republic, e-mail: cajka@utko.fee.vutbr.cz

Fig. 3. A cascade connection of m building cells

This simple cascade connection forms the *main signal path* of the resulting two-port network (see Fig. 3 with grounded terminals y_2).

If, for example, $m = 3$, then we get

$$\frac{V_{out}}{V_{in}} = \frac{a_{11}d_{11}a_{12}d_{12}a_{13}d_{13}G_1G_2G_3}{Y_1Y_2Y_3}. \quad (4)$$

The numerator in (3)

$a_{11}d_{11}a_{12}d_{12} \cdots a_{1m}d_{1m}G_1G_2 \cdots G_{m-1}G_m$ can be expanded using the forward connections from the input terminal to feedback terminals $2, 3, \dots, m$ as shown in Fig. 3. Then we compute the following additional numerator terms:

$$\begin{aligned} &+ a_{22}d_{12}a_{13}d_{13} \cdots a_{1m}d_{1m}Y_1G_2G_3 \cdots G_m \\ &+ a_{23}d_{13}a_{14}d_{14} \cdots a_{1m}d_{1m}Y_1Y_2G_3G_4 \cdots G_m \\ &+ a_{24}d_{14}a_{15}d_{15} \cdots a_{1m}d_{1m}Y_1Y_2Y_3G_4G_5 \cdots G_m \\ &+ \cdots + a_{2m}d_{1m}Y_1Y_2 \cdots Y_mG_m. \end{aligned} \quad (5)$$

Let us assume for the *main signal path* in (3) that:

$$\begin{aligned} a_{1k}d_{1k} &= +1 \quad \text{for } k = 1, 2, 3, \dots, m \\ \text{and } a_{1k} &= (-1)^{k+1}. \end{aligned} \quad (6)$$

To obtain relation (1) the following conditions for the *numerator signal path* must be fulfilled:

$$a_{2i}d_{1i} = (-1)^{i+1} \quad (i = 2, 3, \dots, m). \quad (7)$$

In a similar way (using the feedback connections from the output terminal to feedback terminals $1, 2, \dots, m-1$ as shown in Fig. 3) we can expand the denominator in




Fig. 4. Schematic symbol of a universal current conveyor




Fig. 5. A second-order allpass filter operating in the voltage mode




Fig. 6. A second-order allpass filter operating in the current mode




Fig. 7. A second-order allpass filter operating in the transadmittance mode




Fig. 8. A fourth-order allpass filter operating in the voltage mode

(3). Thus we obtain:

$$\begin{aligned}
 & -a_{21}d_{11}a_{12}d_{12}a_{13}d_{13} \cdots a_{1m}d_{1m}G_1G_2 \cdots G_m \\
 & -a_{22}d_{12}a_{13}d_{13}a_{14}d_{14} \cdots a_{1m}d_{1m}Y_1G_2G_3 \cdots G_m \\
 & -a_{23}d_{13}a_{14}d_{14}a_{15}d_{15} \cdots a_{1m}d_{1m}Y_1Y_2G_3G_4 \cdots G_m \quad (8) \\
 & -\cdots -a_{2(m-1)}d_{1(m-1)}Y_1Y_2Y_3 \cdots Y_{m-1}G_m \\
 & + Y_1Y_2Y_3 \cdots Y_m.
 \end{aligned}$$

According to (8) it is necessary to satisfy the following conditions for the denominator signal path:

$$a_{2i}d_{1i} = -1 \quad (i = 1, 2, \dots, m-1). \quad (9)$$

3 FILTER REALIZATION

As an example, let us consider that $m = 3$. In this case we can choose: $Y_1 = sC_1$, $Y_2 = sC_2$, $Y_3 = G_3$. From (6) we obtain the following coefficients for the main signal path: $a_{11} = +1$, $d_{11} = +1$, $a_{12} = -1$, $d_{12} = -1$, $a_{13} = +1$, $d_{13} = +1$. According to relation (7) we must use for the numerator signal path the following coefficients: $a_{22} = +1$, $a_{23} = +1$. Finally, for the denominator signal path we have acc. to (9): $a_{21} = -1$, $a_{22} = +1$.

The universal current conveyor (UCC) [4], the schematic symbol of which is drawn in Fig. 4, enables the realization of all the above conveyance coefficients. The UCC element is described by the following equation set:

$$\begin{aligned}
 V_x &= +V_{y+} - V_{y-} + V_{y+}, & I_x &= I^*, \\
 I_{y+} &= I_{y-} = 0, & I_{z+} &= +I^*, & I_{z-} &= -I^*.
 \end{aligned}$$

The circuit diagram of the just proposed second-order allpass filter ($n = m - 1$) is shown in Fig. 5. The voltage transfer function $H(s) = V_{out}/V_{in}$ has the canonical form:

$$H(s) = \frac{G_1G_2 - sC_1G_2 + s^2C_1C_2}{G_1G_2 + sC_1G_2 + s^2C_1C_2}. \quad (10)$$

The same network can operate in the current mode if the input and the output port are interchanged and if we mutually interchange these terminal pairs: $y+ \leftrightarrow z-$ and $y- \leftrightarrow z+$ [5]. A second-order allpass filter operating in the current mode is shown in Fig. 6. Its current transfer function $H(s) = I_{out}/I_{in}$ is also given by eqn. (10).

Considering the output current as shown in Fig. 7, we get a two-port network that operates in the transadmittance mode ($I_{out}/V_{in} = -G_3H(s)$).

Let there be $n = 4$, which means that $m = 5$. Choosing in (5) to (9): $Y_1 = sC_1$, $Y_2 = sC_2$, $Y_3 = sC_3$, $Y_4 = sC_4$, $Y_5 = G_5$, we can state for the main signal path acc. to (6): $a_{11} = d_{11} = +1$, $a_{12} = d_{12} = -1$, $a_{13} = d_{13} = +1$, $a_{14} = d_{14} = -1$, $a_{15} = d_{15} = +1$, for the numerator signal path acc. to (7): $a_{22} = a_{23} = a_{24} = a_{25} = +1$, for the denominator signal path acc. to (9): $a_{21} = -1$, $a_{22} = +1$, $a_{23} = -1$, $a_{24} = +1$.

The realization network is shown in Fig. 8. The polynomial coefficients in (1) in the case considered are: $\alpha_0 = G_1G_2G_3G_4$, $\alpha_1 = C_1G_2G_3G_4$, $\alpha_2 = C_1C_2G_3G_4$, $\alpha_3 = C_1C_2C_3G_4$, $\alpha_4 = C_1C_2C_3C_4$, or $\alpha_0 = 1$, $\alpha_1 = R_1C_1$, $\alpha_2 = R_1C_1R_2C_2$, $\alpha_3 = R_1C_1R_2C_2R_3C_3$, $\alpha_4 = R_1C_1R_2C_2R_3C_3R_4C_4$. The filter operates in the voltage mode. The network can be easily transformed to operate in the current or in the transadmittance mode. The order of the filter can be expanded arbitrarily.




Fig. 9. Phase- and gain-frequency characteristics of the fourth-order allpass filter in Fig. 8

4 SIMULATION RESULTS

The allpass filter according to Fig. 8 was verified by means of a SPICE simulator. The filter was proposed with the following element parameters: $R_1 = 34 \text{ k}\Omega$, $R_2 = 14.4 \text{ k}\Omega$, $R_3 = 7.5 \text{ k}\Omega$, $R_4 = 3.3 \text{ k}\Omega$, $R_5 = 10 \text{ k}\Omega$, $C_1 = C_2 = C_3 = C_4 = 10 \text{ nF}$, and the CMOS universal current conveyor described in [6] was used. Figure 9 shows the phase- and gain-frequency characteristic of the allpass filter, giving a comparison of the filter with ideal UCCs and with simulated UCCs [6].

5 CONCLUSION

We have derived a new simple algorithm for n th-order allpass filter design. The proposed network contains only $(n+1)$ universal current conveyors (UCCs), $(n+1)$ grounded resistors and n grounded capacitors. All passive elements are grounded. In principle, the same structure (a cascade of building cells with special feedback connections) can be used for the design of filters operating in three different modes.

There are three signal paths in the designed network. The main signal path goes alternately through the $(y+, z+)$ and $(y-, z-)$ terminals of the UCC elements. The numerator signal path connects the input-port terminal with the $y+$ terminals of the following UCC elements. The denominator signal path connects the output-port terminal alternately with the $y-$ or $y+$ terminals of the preceding UCC elements (beginning with the first one). The filter transfer function contains a minimum number of terms (it is canonical).

Acknowledgment

This paper has been supported by the Grant Agency of the Czech Republic, grants No. 102/00/1037 and 102/01/0432.

REFERENCES

- [1] AL-HASHIMI, B. M.—DUDEK, F.—MONIRI, M.: Current-Mode Group-Delay Equilisation Using Pole-Zero Mirroring Technique, *IEE Proc. Circuits Devices Syst.* **147** No. 4 (2000), 257–263.
- [2] ACAR, C.—ÖZOGUZ, S.: A New Versatile Building Block: Current Differencing Buffered Amplifier, *Microelectronics Journal* **30** (1999), 157–160.
- [3] ČAJKA, J.: Chatting About Conveyors, *Proc. Int. Conf. AM-TEE'01, KTE FEL ZČU Plzeň*, 2001, B05-B08.
- [4] BEČVÁŘ, D.—VRBA, K.—VRBA, R.: Universal Current Conveyor: a Novel Helpful Active Building Block, *Proc. ICT 2000 (International Conference on Telecommunications)*, Aca-pulco, México, 2000, 216–220.
- [5] DOSTÁL, T.—VRBA, K.—ČAJKA, J.: Adjoint Voltage-to-Current Network Transformation, *Conf. Proc. RADIOELEKTRONIKA 2000, FEI STU Bratislava*, 2000, 8–110.
- [6] BEČVÁŘ, D.—VRBA, K.—MUSIL, V.: Universal Current Conveyor — CMOS Implementation, *Proc. Int. Conf. EDS'99*, 1999, FEI BUT Brno, 272–278.

Received 17 April 2001

Dalibor Bielek (Prof, Ing, CSc) was born in Ostrava, Czech Republic, in 1959. He received the Ing (MSc) degree in electrical engineering at the Technical University of Brno, Czech Republic, in 1983. In 1984 he started working as teacher in the Department of Electrical Engineering, Military Academy in Brno. Since 1990 he has also been working at the Technical University of Brno. In 1997 he was appointed to full professor. His scientific interests include classical and modern circuit and system theory, analog and switched-capacitor filters, computer analysis, simulation and design.

Josef Čajka (Prof, Ing, DrSc) was born in Vracov, Czech Republic, in 1919. He received the Ing (MSc) degree in electrical engineering from VUT Brno, in 1946, and the CSc (PhD) degree from the Military Academy in Brno, in 1961, and the DrSc degree from the TU Brno, in 1981. He has been researcher at Batà Corp. in Zlín (1947–1951), then joined the Military Academy in Brno and in 1972 the Technical University in Brno. Since 1984 he has been Professor Emeritus. His research and teaching interest was the circuit theory.

Kamil Vrba (Prof, Ing, CSc) was born in Slavkovice, Czech Republic, in 1949. He received the Ing (MSc) degree in electrical engineering in 1972, and the CSc (PhD) degree in 1977, both from the Technical University of Brno. In 1972 he joined the Department of Telecommunications at the Faculty of Electrical Engineering and Informatics of Brno University of Technology. Since 1990 he has been Head of this Department, since 1997 he is in a full-professor position. His research work is concentrated on problems aimed at accuracy of analog circuits and on active building-block design.

Václav Zeman (Ing) was born in Plzeň, Czech Republic, in 1965. He received the Ing (MSc) degree in communication engineering in 1993. Then he joined the Department of Telecommunications at the Faculty of Electrical Engineering and Informatics of the Brno University of Technology as a doctoral student. The domain of his scientific interest is analog network synthesis and computer modelling and simulation.